Hi Steve - Steven Wilson wrote: > Verilog is going to assume an implicit wire of 1 bit. Yes, you're right, of course; I'd forgotten that you'd get an implicit. Thanks - Evan _______________________________________________ geda-dev mailing list geda-dev@moria.seul.org http://www.seul.org/cgi-bin/mailman/listinfo/geda-dev