[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
gEDA: A GPL Verilog "lint" advocate
Verilint is a wonderful tool, I shudder to think of some
of the careless sins of omission it's detected in my code.
Even though it needles you, writing Verilint-clean code
makes everything better on the back end. Using it has made
me a better Verilog programmer.
We don't have it here (too expensive) and now that the
price is $47K (plus probably 20% annual maintenance)
I guess we'll never have it. :-(
The GPL Verilog work that is going on here is wonderful.
Thankfully, we can get inexpensive (well, $3K) Verilog
simulators to help blunt the impact of $20K mainstream
Verilog tool licenses. Regarding lint, I don't know of
ANY Verilog lint program besides Verilint, certainly not
a cheap or free one, and I personally know scores of people
who are dying for access to that type of tool.
Any "lint"-ish functions that make it into the work here
will widely increase the audience. This is a great thread.
- brad martin
begin:vcard
n:Martin P.E.;Bradley
tel;pager:(512) 604-9618
tel;fax:(512) 448-1415
tel;work:(512) 448-1114 x111
x-mozilla-html:FALSE
url:www.nshore.com
org:North Shore Circuit Design L.L.P.
version:2.1
email;internet:brad@nshore.com
title:Managing Partner
adr;quoted-printable:;;3910 South IH-35=0D=0ASuite 255;Austin;Texas;78704;
fn:Bradley Martin P.E.
end:vcard